Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor memory test apparatus and method for address generation for defect analysis

Semiconductor memory test apparatus and method for address generation for defect analysis

US Patent 7240256 · Granted Jul 3, 2007

Estimated economic value: $133,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Test system2017
High-strength brass alloy for sliding members, and sliding members2016
Multilayered sintered sliding member2013
Measuring apparatus, measuring method, and test apparatus2007