Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for reducing the evaluation outlay in the monitoring of layout changes for semiconductor chips

Method for reducing the evaluation outlay in the monitoring of layout changes for semiconductor chips

US Patent 7237211 · Granted Jun 26, 2007

Estimated economic value: $524,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Regulated charge pump with adaptive drive strength2025
Biomarker detection process and assay of neurological condition2024
Electronic power unit and semiconductor power module2024
Regulated charge pump with adaptive drive strength2024
Method for MIPI RFFE address assignment and MIPI RFFE device2024
Circuit including configuration terminal and method2022
Pneumatically clamping adapter sleeve2021
System and method for biasing an RF circuit2019
Vehicle, toy replica, and/or other replica2019
Motor car2018
Motor car2017
Motor car2017