Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for error mitigation of programmable logic device configuration memory

Method and apparatus for error mitigation of programmable logic device configuration memory

US Patent 7236000 · Granted Jun 26, 2007

Estimated economic value: $8,288,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Service delivery systems and methods2013
Data structure disposed in a computer readable memory that provides information 2012
Lockstep synchronization and maintenance2011
Clock and clock adjustment circuit for minimum jitter2011
Processor access to data cache with fixed or low variable latency via instructio2011
Method and apparatus for error mitigation of programmable logic device configura2007
Apparatus and method for the automatic positioning of information access points2005
Telephone-enabled internet access system2004
Virtual command post2001
GPS receiver powered by interface signals1998
Cardinal-up graphic map display system1998
Personal digital location assistant including a memory cartridge, a GPS smart an1996