Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Semiconductor logic circuit device having pull-up/pull-down circuit for input buffer pad and wafer-probing testing method therefor

US Patent 7230446 · Granted Jun 12, 2007

Estimated economic value: $42,000

Assignee

Inventors

View full patent text on Google Patents →