Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method, system and computer program product for automatically estimating pin locations and interconnect parasitics of a circuit layout

Method, system and computer program product for automatically estimating pin locations and interconnect parasitics of a circuit layout

US Patent 7228514 · Granted Jun 5, 2007

Estimated economic value: $10,476,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and methods for providing waveforms over wireless systems from power moni2022
Frying pan holder2018
Input/output module baffle and motherboard with the same2018
Frying pan holder2018
Frying pan holder2017
Slack redistribution for additional power recovery2017
Slack redistribution for additional power recovery2017
Structured placement of hierarchical soft blocks during physical synthesis of an2015
System and method of waveform analysis to identify and characterize power-consum2014
Accurate parasitics estimation for hierarchical customized VLSI design2011
Schematic driven placement method and program product for custom VLSI circuit de2006
Schematic driven placement method and program product for custom VLSI circuit de2006