Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of calibrating PLL frequency synthesizers to precise frequencies with low tolerance crystals in their master reference oscillators

Method of calibrating PLL frequency synthesizers to precise frequencies with low tolerance crystals in their master reference oscillators

US Patent 7228118 · Granted Jun 5, 2007

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Bluetooth smart offset compensation2010
Use of doppler direction finding to improve signal link performance in a wireles2008
BLUETOOTH smart offset compensation2006
Processing of modulated signals2006
Method of temperature calibrating a numerically controlled oscillator using low 2004
Intelligent software controlled correction of frequency tracking for a local osc2004
High IF frequencies with a lower frequency logic based FSK modulation selecting 2004
Phase locked loop with numerically controlled oscillator divider in feedback loo2003
Logic-based architecture for FSK modulation and demodulation2001
Direct digital synthesis using a sine weighted DAC2001
Image rejection in logic-based architecture for FSK modulation and demodulation2001
Apparatus and method for reducing power consumption of an error-correcting decod2001