Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and circuit to implement digital delay lines

Method and circuit to implement digital delay lines

US Patent 7219194 · Granted May 15, 2007

Estimated economic value: $3,411,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Secure and power efficient audio data processing2025
Adaptive audio mixing2023
Low power and low latency GPU coprocessor for persistent computing2023
Secure and power efficient audio data processing2022
Low power and low latency GPU coprocessor for persistent computing2021
Aligning active and idle phases in a mixed workload computing platform2020
Sample rate conversion with pitch-based interpolation filters2019
Sample rate converter with automatic anti-aliasing filter2018
System and method for forming and rendering 3D MIDI messages2018
Adjusting a data rate of a digital audio stream based on dynamically determined 2016
Sample rate converter with automatic anti-aliasing filter2016
Method and device to process digital media streams2015