Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for reducing operation disturbance

Method and apparatus for reducing operation disturbance

US Patent 7215573 · Granted May 8, 2007

Estimated economic value: $3,919,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor field programmable device2021
Semiconductor CMOS non-volatile memory device2020
Method of forming memory array and logic devices2017
Non-volatile memory cells with enhanced channel region effective width, and meth2016
Method and apparatus for reducing read disturb in memory2014
Decoder for NAND memory2014
Method and apparatus for reducing read disturb in memory2014
Method and apparatus for reducing read disturb in memory2013
On-the-fly repair method for memory2013
FIN-FET non-volatile memory cell, and an array and method of manufacturing2013
Method and apparatus for reducing read disturb in memory2012
Voltage regulation method and memory applying thereof2012