Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Minimizing adjacent wordline disturb in a memory device

Minimizing adjacent wordline disturb in a memory device

US Patent 7212435 · Granted May 1, 2007

Estimated economic value: $2,441,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Microelectronic devices including oxide material between decks thereof, and rela2025
Dynamic step voltage level adjustment2025
Back gates and related apparatuses, systems, and methods2024
Three dimensional memory2024
Microelectronic devices including an oxide material between adjacent decks2024
Memory devices including gate leakage transistors2024
Methods and apparatuses having strings of memory cells including a metal source2023
Transistors, semiconductor constructions, and methods of forming semiconductor c2022
Microelectronic devices including an oxide material between adjacent decks, elec2022
Three dimensional memory2022
Back gates and related apparatuses, systems, and methods2021
Sense flags in a memory device2021