Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods of forming silicide layers on source/drain regions of MOS transistors

Methods of forming silicide layers on source/drain regions of MOS transistors

US Patent 7211515 · Granted May 1, 2007

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for voice synthesis based on brain waves during imagined sp2025
Electronic device2025
Method of manufacturing a semiconductor device having a node capping pattern and2025
Arrow shaft grinder2024
Sensing device2024
Arrowhead having expanding blades2024
Semiconductor devices and methods of forming the same2024
Driving control system with driving assistance control and autonomous driving co2024
Semiconductor device having a node capping pattern and a gate capping pattern2023
Integrated circuit device and method of fabricating the same2023
Semiconductor devices including contact plugs2023
Method of managing a network and image obtaining apparatus2023