Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Digital multiplier with reduced spurious switching by means of Latch Adders

Digital multiplier with reduced spurious switching by means of Latch Adders

US Patent 7206801 · Granted Apr 17, 2007

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Launch control system and method for an electric vehicle2025
Switched-mode power module, a control circuitry for voltage and current regulati2025
Switched-mode power module, a control circuitry for voltage and current regulati2025
Transducer apparatus: positioning and high signal-to-noise-ratio microphones2025
Circuit for mitigating single-event-transients2025
Circuit for mitigating single-event-transients2025
System and method for multi-track environmental fault monitoring for aerial plat2024
System and method for mitigating against ionospheric gradient threats for aerial2024
Integrated circuit layout cell, integrated circuit layout arrangement, and metho2023
Integrated circuit layout cell, integrated circuit layout arrangement, and metho2023
Transducer apparatus embodying non-audio sensors for noise-immunity2023
Circuit arrangements and methods for forming the same2022