Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

On chip network that maximizes interconnect utilization between processing elements

US Patent 7200137 · Granted Apr 3, 2007

Assignee

Inventors

View full patent text on Google Patents →