Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Techniques for placing dummy features in an integrated circuit based on dielectric pattern density

Techniques for placing dummy features in an integrated circuit based on dielectric pattern density

US Patent 7197737 · Granted Mar 27, 2007

Estimated economic value: $3,598,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of making a planarized semiconductor structure2005
Semiconductor topography having an inactive region formed from a dummy structure2004
Scheme for improving the simulation accuracy of integrated circuit patterns by s2004
Method of making metallization and contact structures in an integrated circuit2003
Method of making metallization and contact structures in an integrated circuit c2002
Semiconductor wafer pretreatment utilizing ultraviolet activated chlorine2001
Selective hemispherical grain silicon deposition2001