Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › FIFO interface for flag-initiated DMA frame synchro-burst operation

FIFO interface for flag-initiated DMA frame synchro-burst operation

US Patent 7191162 · Granted Mar 13, 2007

Estimated economic value: $13,003,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Command re-ordering in hub interface unit based on priority2010
Concurrent read response acknowledge enhanced direct memory access unit2010
Independent source read and destination write enhanced DMA2009
Apparatus and method for an interface unit for data transfer between a host proc2009
Data transfer apparatus with channel controller and transfer controller capable 2009
Direct memory access channel controller with quick channels, event queue and act2009
Data transfer with single channel controller controlling plural transfer control2009
Multi-channel serial port with programmable features2003
Direct memory access controller with split channel transfer capability and FIFO 2001
Multi-channel serial port with programmable features2000
DMA controller with split channel transfer capability and FIFO buffering allowin2000