Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit incorporating three-dimensional memory array with dual opposing decoder arrangement

Integrated circuit incorporating three-dimensional memory array with dual opposing decoder arrangement

US Patent 7190602 · Granted Mar 13, 2007

Estimated economic value: $49,381,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dense arrays and charge storage devices2020
Dense arrays and charge storage devices2018
Internal combustion engine2017
Single piston sleeve valve with optional variable compression ratio capability2017
Dense arrays and charge storage devices2017
Early exhaust valve opening for improved catalyst light off2016
Laser processing enabling radio frequency identification (RFID) customization2016
Variable compression ratio diesel engine2016
Multi-mode high efficiency internal combustion engine2016
Deceleration fuel shut off for carbureted engines2016
Three-dimensional nonvolatile memory and method of fabrication2015
Three-dimensional nonvolatile memory and method of fabrication2015