Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory unit and branched command/address bus architecture between a memory register and a plurality of memory units

Memory unit and branched command/address bus architecture between a memory register and a plurality of memory units

US Patent 7188204 · Granted Mar 6, 2007

Estimated economic value: $387,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Phase-to-phase mismatch reduction in a clock circuit of a memory device2025
Duty-cycle correction and related devices, apparatuses, and methods2024
Universal propeller, operating method and favoured use2024
Self-cleaning heatsink for electronic components2024
Delay adjustment circuits2024
Time of flight absolute position measurement2023
Duty-cycle correction and related apparatuses and method2023
Systems with radio frequency resonators, tuning elements, and spectrum analyzers2023
Self-cleaning heatsink for electronic components2023
Delay adjustment circuits2023
Phase clock correction2022
Duty-cycle corrector circuits and related apparatuses and methods2022