Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for fabricating semiconductor components using mold cavities having runners configured to minimize venting

Method for fabricating semiconductor components using mold cavities having runners configured to minimize venting

US Patent 7186589 · Granted Mar 6, 2007

Estimated economic value: $2,227,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and systems for remote emission detection and rate determination2021
Deployable structure2017
Integrated circuit device having reduced bow and method for making same2008
Semiconductor component having dummy segments with trapped corner air2007
Semiconductor component having dummy segments with trapped corner air2007
Methods for marking a bare semiconductor die including applying a tape having en2007
Methods for marking a packaged semiconductor die including applying tape and sub2006
Integrated circuit device having reduced bow and method for making same2006
System for fabricating semiconductor components using mold cavities having runne2005
System for fabricating semiconductor components using mold cavities having runne2005
Method for making an integrated circuit package having reduced bow2005
Method and apparatus for marking a bare semiconductor die2004