Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for application-specific programmable memory architecture and interconnection network on a chip

Method and apparatus for application-specific programmable memory architecture and interconnection network on a chip

US Patent 7185309 · Granted Feb 27, 2007

Estimated economic value: $8,509,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic adjustment of floating point exponent bias for exponent compression2025
Dynamic data conversion for network computer systems2025
Network attached MPI processing architecture in smartnics2024
Streaming architecture for packet parsing2023
Lossless compression using subnormal floating point values2023
Blockchain machine compute acceleration engine with a block verify and a block v2023
Programmable traffic management engine2023
Control and reconfiguration of data flow graphs on heterogeneous computing platf2023
Blockchain machine network acceleration engine2023
Programmable congestion control engine2023
Data processing engine arrangement in a device2023
Direct memory access circuitry and method2022