Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of forming through-wafer interconnects for vertical wafer level packaging

Method of forming through-wafer interconnects for vertical wafer level packaging

US Patent 7183176 · Granted Feb 27, 2007

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

MEMS devices and methods of forming thereof2023
Piezoelectric MEMS devices and methods of forming thereof2023
MEMS devices and methods of forming thereof2022
Layer arrangement and a wafer level package comprising the layer arrangement2016
Fully salicided (FUCA) MOSFET structure2010
RF and MMIC stackable micro-modules2009
Method of forming through-wafer interconnects for vertical wafer level packaging2008
Method of forming through-wafer interconnects for vertical wafer level packaging2008
Method of forming through-wafer interconnects for vertical wafer level packaging2008
Method of stacking thin substrates by transfer bonding2008
Method of stacking thin substrates by transfer bonding2008
Fully salicided (FUSA) MOSFET structure2007