Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Clock delay adjusting method of semiconductor integrated circuit device and semiconductor integrated circuit device formed by the method

US Patent 7181709 · Granted Feb 20, 2007

Estimated economic value: $326,000

Assignee

Inventors

View full patent text on Google Patents →