Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system of generic implementation of sharing test pins with I/O cells

Method and system of generic implementation of sharing test pins with I/O cells

US Patent 7181359 · Granted Feb 20, 2007

Estimated economic value: $3,110,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Core wrapping in the presence of an embedded wrapped core2014
Testing a circuit with compressed scan chain subsets2010
Method for creating a JTAG tap controller in a slice for use during custom insta2008
Extensible IO testing implementation2007
Handling of unused coreware with embedded boundary scan chains to avoid the need2007
Flexible and extensible implementation of sharing test pins in ASIC2006
Distributed delay prediction of multi-million gate deep sub-micron ASIC designs2006