Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Overlay mark for aligning different layers on a semiconductor wafer

Overlay mark for aligning different layers on a semiconductor wafer

US Patent 7180593 · Granted Feb 20, 2007

Estimated economic value: $17,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Powder heating assembly and heating module of rapid prototyping apparatus2018
Virtual first in first out (FIFO) direct memory access (DMA) device, electronic 2010
Processing modules with multilevel cache architecture2009
Memory access systems and methods for configuring ways as cache or directly addr2008
Object-detection method multi-class Bhattacharyya Boost algorithm used therein2007
Transmission circuit for a digital communication system2007
Method and apparatus for switching frequency of a system clock2007