Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method for fabricating semiconductor device capable of decreasing critical dimension in peripheral region

US Patent 7179749 · Granted Feb 20, 2007

Assignee

Inventors

View full patent text on Google Patents →