Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Optimizing exit latency from an active power management state

Optimizing exit latency from an active power management state

US Patent 7178045 · Granted Feb 13, 2007

Estimated economic value: $12,105,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-render partitioning2025
Local memory translation table accessed and dirty flags2025
Dynamically scalable and partitioned copy engine2025
Engine to enable high speed context switching via on-die storage2025
Accelerator controller hub2025
Graphics processor data access and sharing2025
Scalable I/O virtualization interrupt and scheduling2025
Peer-to-peer link sharing for upstream communications from XPUS to a host proces2025
Multi-tile memory management2024
Page faulting and selective preemption2024
Multi-tile memory management2024
Page faulting and selective preemption2024