Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Computer combinatorial multipliers in programmable logic devices

Computer combinatorial multipliers in programmable logic devices

US Patent 7176715 · Granted Feb 13, 2007

Estimated economic value: $7,125,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Clock switch-over circuits and methods2012
Methods and systems for emulating a synchronous clear port2012
Clock switch-over circuits and methods2011
Megafunction block and interface2010
User non-volatile memory interface megafunction2008
Electronic design protection circuit2006
Memory implementations of shift registers2006
Method of generating customized megafunctions2002
Fast modeling of signal propagation delays through interconnect wires with arbit1999
Circuitry for emulating asynchronous register loading functions1999