Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › 3.5 transistor non-volatile memory cell using gate breakdown phenomena

3.5 transistor non-volatile memory cell using gate breakdown phenomena

US Patent 7173851 · Granted Feb 6, 2007

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Formation of stacked lateral semiconductor devices and the resulting structures2024
Refactoring mac operations2024
Non-volatile memory accelerator for artificial neural networks2024
Non-volatile memory-based compact mixed-signal multiply-accumulate engine2024
Multi-layer random access memory and methods of manufacture2023
Three-dimensional array architecture for resistive change element arrays and met2022
Multi-layer horizontal thyristor random access memory and peripheral circuitry2022
Multi-layer thyristor random access memory with silicon-germanium bases2022
Devices and methods for controlling write operations2022
High density vertical thyristor memory cell array with improved isolation2022
3D stacked high-density memory cell arrays and methods of manufacture2022
Thyristor volatile random access memory and methods of manufacture2021