Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Design implementation to suppress latchup in voltage tolerant circuits

Design implementation to suppress latchup in voltage tolerant circuits

US Patent 7167350 · Granted Jan 23, 2007

Estimated economic value: $16,757,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for efficient electrostatic discharge testing and analysis2020
Electrostatic discharge protection device for high voltage2019
Electrostatic discharge protection device for high voltage2017
ESD protection using diode-isolated gate-grounded nMOS with diode string2016
ESD protection using diode-isolated gate-grounded nMOS with diode string2016
ESD protection using diode-isolated gate-grounded NMOS with diode string2014
ESD protection using diode-isolated gate-grounded NMOS with diode string2014
ESD protection system optimized at board level2014
MOS device with substrate potential elevation for ESD protection2013
In package ESD protections of IC using a thin film polymer2011
Methodology to guard ESD protection circuits against precharge effects2011
MOS device with substrate potential elevation2010