Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High performance analog charge pumped phase locked loop (PLL) architecture with process and temperature compensation in closed loop bandwidth

High performance analog charge pumped phase locked loop (PLL) architecture with process and temperature compensation in closed loop bandwidth

US Patent 7167056 · Granted Jan 23, 2007

Estimated economic value: $16,757,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Loudspeaker motor with inner permanent magnet2025
Systems and methods for error amplification and processing2025
Switch-mode power converters with control of turning off transistors for zero-vo2025
Systems and methods for error amplification and processing2025
Constant-current switch-mode power converters for LED lighting and methods there2025
Systems and methods for controlling gate voltage increase on primary side to red2025
Controllers and methods for detecting and adjusting voltage drops related to tra2025
Systems and methods for controlling synchronous rectification2025
Systems and methods for synchronous rectification of power supply systems2025
Systems and methods of overvoltage protection for LED lighting2025
Systems and methods for power detection using at least a pulse-width-modulation 2025
Amplification systems and methods with one or more channels2025