Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Shrunk low on-resistance DMOS structure

Shrunk low on-resistance DMOS structure

US Patent 7166892 · Granted Jan 23, 2007

Estimated economic value: $6,558,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for indexing dies comprising integrated circuits2015
Method for indexing dies comprising integrated circuits2014
Method and structures for indexing dice2011
Method and structures for indexing dice2009
Method and structures for indexing dice2008