Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and apparatus for balancing memory access latency and bandwidth

Methods and apparatus for balancing memory access latency and bandwidth

US Patent 7165161 · Granted Jan 16, 2007

Estimated economic value: $22,781,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic configuration of input/output controller access lanes2024
Combine header with split augers and method of using the same2023
Dynamic configuration of input/output controller access lanes2023
Dynamic configuration of input/output controller access lanes2021
Hardware-based inter-device resource sharing2019
Hardware-based inter-device resource sharing2017
Deterministic method to support multiple producers with multiple consumers in pe2016
Processing engine implementing job arbitration with ordering status2016
System and method for providing a list of monetary instruments associated with a2014
Host-fabric adapter having an efficient multi-tasking pipelined instruction exec2006
Methodology and mechanism for remote key validation for NGIO/InfiniBand™ applica2005
Host-fabric adapter and method of connecting a host system to a channel-based sw2004