Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus and method for compressing redundancy information for embedded memories, including cache memories, of integrated circuits

Apparatus and method for compressing redundancy information for embedded memories, including cache memories, of integrated circuits

US Patent 7162669 · Granted Jan 9, 2007

Estimated economic value: $45,474,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System for determining the position of an element in memory2008
Integrated circuit having provisions for remote storage of chip specific operati2002
Cord tilter with an elevated start gear ratio2002
Tilter mechanism for horizontal blind1999