Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Polymer encapsulated dicing lane (PEDL) technology for Cu/low/ultra-low k devices

Polymer encapsulated dicing lane (PEDL) technology for Cu/low/ultra-low k devices

US Patent 7160756 · Granted Jan 9, 2007

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device with encapsulant deposited along sides and surface edge of 2024
PUF-based IoT device using channel state information, and authentication method 2024
Semiconductor device and method of making a wafer-level chip-scale package2024
Semiconductor device and method of forming encapsulated wafer level chip scale p2022
Semiconductor device with encapsulant deposited along sides and surface edge of 2022
Semiconductor device and method of using a standardized carrier in semiconductor2021
Semiconductor device and method of forming inductor over insulating material fil2021
Semiconductor device and method for forming a low profile embedded wafer level b2020
Method of depositing encapsulant along sides and surface edge of semiconductor d2019
Semiconductor device and method of forming a vertical interconnect structure for2019
Semiconductor device and method of forming encapsulated wafer level chip scale p2019
Patch to enhance locally fat metabolism, using thermoplastic elastomer gel compo2019