Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Debugging and performance profiling using control-dataflow graph representations with reconfigurable hardware emulation

Debugging and performance profiling using control-dataflow graph representations with reconfigurable hardware emulation

US Patent 7155708 · Granted Dec 26, 2006

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Elimination of stream consumer loop overshoot effects2013
Process for converting programs in high-level programming languages to a unified2010
Process for converting programs in high-level programming languages to a unified2010
System and method for converting control flow graph representations to control-d2007
Interface for integrating reconfigurable processors into a general purpose compu2007
Interface for integrating reconfigurable processors into a general purpose compu2006
System and method of enhancing efficiency and utilization of memory bandwidth in2006
System and method of enhancing efficiency and utilization of memory bandwidth in2006
Map compiler pipelined loop structure2006
System and method for explicit communication of messages between processes runni2006
Process for converting programs in high-level programming languages to a unified2006
Process for converting programs in high-level programming languages to a unified2006