Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Pre-fetching and invalidating packet information in a cache memory

Pre-fetching and invalidating packet information in a cache memory

US Patent 7155576 · Granted Dec 26, 2006

Estimated economic value: $67,404,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

CPAP cushion2018
Fluid shield assembly2016
Network protocol header alignment2013
Network protocol header alignment2013
Techniques for reducing thread overhead for systems with multiple multi-threaded2013
Techniques for reducing thread overhead for systems with multiple multi-threaded2013
Apparatus for hardware-software classification of data packet flows2012
Apparatus for hardware-software classification of data packet flows2012
Apparatus for hardware-software classification of data packet flows2012
Techniques for hardware-assisted multi-threaded processing2011
Multi-threaded processing using path locks2011
Method and apparatus for classifying a network protocol and aligning a network p2010