Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Fabrication method of self-aligned ferroelectric gate transistor using buffer layer of high etching selectivity

Fabrication method of self-aligned ferroelectric gate transistor using buffer layer of high etching selectivity

US Patent 7151001 · Granted Dec 19, 2006

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device having selection line stud connected to string selection li2025
Holder for phone rings2025
Display device and backlight unit2025
Catalyst for selective hydrogenation of acetylene and method for producing same2025
Nonvolatile memory devices, operating methods thereof and memory systems includi2025
Method and apparatus for processing transaction2025
Flat-plate focusing ultrasonic transducer and acoustic lens which are composed o2025
Semiconductor memory device2025
Electrical circuit of semiconductor channel resistor and apparatus and method fo2024
High-electron-mobility transistor device and method of manufacturing the same2024
Catalyst for non-oxidative direct conversion of methane and preparation method f2024
Semiconductor device with high heat dissipation property using hexagonal boron n2024