Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for generating a clock signal in holdover mode

Method and apparatus for generating a clock signal in holdover mode

US Patent 7148753 · Granted Dec 12, 2006

Estimated economic value: $21,320,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integration of analog circuits inside digital blocks2025
Micro analog sensor circuit and system2024
Sensor interface circuit controller for multiple sensor types in an integrated c2024
Integration of analog circuits inside digital blocks2023
Transmit beamforming of a two-dimensional array of ultrasonic transducers2023
Partial response receiver2022
Noise reduction in oscillator-based sensor circuits2022
Operating a fingerprint sensor comprised of ultrasonic transducers2022
Integration of analog circuits inside digital blocks2022
Margin test methods and circuits2022
Non-invasive on-chip power measurement technique2022
Receive operation of an ultrasonic sensor2021