Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Systems and methods for generating node level bypass capacitor models

Systems and methods for generating node level bypass capacitor models

US Patent 7143389 · Granted Nov 28, 2006

Estimated economic value: $8,530,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and switching device for stack port configuration2012
Video content understanding through real time video motion analysis2008
System located in an integrated circuit for reducing calibration components2008
Routing vias in a substrate from bypass capacitor pads2008
Routing vias in a substrate from bypass capacitor pads2008
Routing power and ground vias in a substrate2008
Routing power and ground vias in a substrate2008
System and method for evaluating power and ground vias in a package design2007
System and method for evaluating power and ground vias in a package design2007
System and method for integrating subcircuit models in an integrated power grid 2006
System and method for integrating subcircuit models in an integrated power grid 2006
System and method for integrating subcircuit models in an integrated power grid 2006