Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method of manufacturing a semiconductor device having a channel layer, a first semiconductor layer and a second semiconductor layer with a conductive impurity region

US Patent 7141465 · Granted Nov 28, 2006

Estimated economic value: $826,000

Assignee

Inventors

View full patent text on Google Patents →