Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and apparatus for instruction alignment including current instruction pointer logic responsive to instruction length information

Methods and apparatus for instruction alignment including current instruction pointer logic responsive to instruction length information

US Patent 7134000 · Granted Nov 7, 2006

Estimated economic value: $71,287,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Microprocessor with odd and even register sets2025
Vector processor with vector data buffer2025
Using a hardware sequencer in a direct memory access system of a system on a chi2025
Microprocessor with time count based instruction execution and replay2025
Microprocessor with a time counter for statically dispatching extended instructi2024
Out-of-order execution of loop instructions in a microprocessor2024
Microprocessor with non-cacheable memory load prediction2024
Vector processor with extended vector registers2024
Performing load and permute with a single instruction in a system on a chip2024
Vector coprocessor with time counter for statically dispatching instructions2024
Microprocessor with shared read and write buses and instruction issuance to mult2024
Performing load and store operations of 2D arrays in a single cycle in a system 2024