Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Burst counter controller and method in a memory device operable in a 2-bit prefetch mode

Burst counter controller and method in a memory device operable in a 2-bit prefetch mode

US Patent 7133992 · Granted Nov 7, 2006

Estimated economic value: $2,394,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Network function configurator and test generator2025
Memory array accessibility2025
Bank to bank data transfer2025
Apparatuses and methods for compensating for crosstalk noise at input receiver c2024
Apparatuses and methods for tracking victim rows2024
Apparatuses and methods for access based refresh timing2024
Memory array accessibility2024
Apparatuses, systems, and methods for determining extremum numerical values2023
Bank to bank data transfer2023
Apparatuses and methods for monitoring word line accesses2023
Systems and methods for distribution of application logic in digital networks2023
Apparatuses and methods for compensating for crosstalk noise at input receiver c2023