Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Optimization of clock network capacitance on an integrated circuit

Optimization of clock network capacitance on an integrated circuit

US Patent 7131083 · Granted Oct 31, 2006

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Bio-renewable polyurethane foam for consumer cleaning applications2024
Flexible polyurethane foam with suspended particles2023
Method to control cell size in polyester polyurethane foams2021
System and method for determination of a horizontal minimum of digital values2014
System and method of using common adder circuitry for both a horizontal minimum 2013
Microprocessor with selective substrate biasing for clock-gated functional block2011
Microprocessor with substrate bias clamps2011
Data bus inversion detection mechanism2010
N-domino output latch2008
Accelerated P-channel dynamic register2008
Inverting dynamic register with data-dependent hold time reduction mechanism2008
Accelerated N-channel dynamic register2008