Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Digital delay lock loop for setup and hold time enhancement

Digital delay lock loop for setup and hold time enhancement

US Patent 7130367 · Granted Oct 31, 2006

Estimated economic value: $8,642,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Picture loading method and related apparatus2025
Direct current offset compensation circuit2024
Phase-locked loop slip detector2024
Phase lock loop reference loss detection2024
Method and system for process and temperature compensation in a transimpedance a2024
Enhanced production of lipids by limitation of at least two limiting nutrient so2023
Display panel, method of controlling display panel2023
Method and system for process and temperature compensation in a transimpedance a2023
System recovery method and apparatus2022
Phase-locked loop slip detector2022
Method and system for waveguide delay based equalization with summing at single-2022
Power supply device and display device2022