Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Interlocking memory/logic cell layout and method of manufacture

US Patent 7126837 · Granted Oct 24, 2006

Estimated economic value: $2,582,000

Assignee

Inventors

View full patent text on Google Patents →