Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Processor and method for generating and storing compressed instructions in a program memory and decompressed instructions in an instruction cache wherein the decompressed instructions are assigned imaginary addresses derived from information stored in the program memory with the compressed instructions

Processor and method for generating and storing compressed instructions in a program memory and decompressed instructions in an instruction cache wherein the decompressed instructions are assigned imaginary addresses derived from information stored in the program memory with the compressed instructions

US Patent 7124279 · Granted Oct 17, 2006

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Self-timed user-extension instructions for a processing device2017
Systolic-array based systems and methods for performing block matching in motion2012
Early resolving instructions2010
Mapping circuitry and method comprising first and second candidate output value 2009
Processor adapted to receive different instruction sets2008
Processor and method for generating and storing compressed instructions in a pro2008
Processor adapted to receive different instruction sets2006
Stall control2006
Predicated execution of instructions in processors2005
Renaming registers to values produced by instructions according to assigned prod2004
Mapping circuitry and method comprising first and second candidate output value 2004
Register file circuitry2004