Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Parallel decimation circuits

Parallel decimation circuits

US Patent 7124159 · Granted Oct 17, 2006

Estimated economic value: $1,248,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Statistically-based display processing2012
Fractional-decimation signal processing2008
Precise synchronization of distributed systems2006
Parallel decimation circuits2005
Parallel decimation circuits2005
Vernier delay line interpolator and coarse counter realignment1998
Vernier delay line interpolator and coarse counter realignment1998
Multi-range analog-to-digital converter with multi-range switching1998
Vernier delay line interpolator and coarse counter realignment1997
Vernier delay line interpolator and coarse counter realignment1997
Multiple channel data acquisition system1990