Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and systems for reducing power-on failure of integrated circuits

Methods and systems for reducing power-on failure of integrated circuits

US Patent 7123460 · Granted Oct 17, 2006

Estimated economic value: $18,025,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Sub-micron high input voltage tolerant input output (I/O) circuit2010
Sub-micron high input voltage tolerant input output (I/O) circuit2007
System and method for compensating for the effects of process, voltage, and temp2007
Hot carrier injection suppression circuit2006
Sub-micron high input voltage tolerant input output (I/O) circuit which accommod2006
Method utilizing a one-stage level shift circuit2006
I/O circuit using low voltage transistors which can tolerate high voltages even 2006
System and method for compensating for the effects of process, voltage, and temp2006
Sub-micron high input voltage tolerant input output (I/O) circuit2006
Sub-micron high input voltage tolerant input output (I/O) circuit2005
Methods and systems for generating interim voltage supplies2005
Delay circuit and method with delay relatively independent of process, voltage, 2005