Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Jitter-resistive delay lock loop circuit for locking delayed clock and method thereof

Jitter-resistive delay lock loop circuit for locking delayed clock and method thereof

US Patent 7119589 · Granted Oct 10, 2006

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory control methods capable of dynamically adjusting sampling points, and rel2011
Memory control circuit capable of dynamically adjusting deglitch windows, and re2010
Methods and systems for generating latch clock used in memory reading2010
Memory controllers and pad sequence control methods thereof2009
Memory system comprising memories with different capacities and storing and read2008
Systems and methods for automatically eliminating imbalance between signals2008
Jitter-resistive delay lock loop circuit for locking delayed clock and method th2007
Methods and systems for generating latch clock used in memory reading2006