Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods for optimizing package and silicon co-design of integrated circuit

Methods for optimizing package and silicon co-design of integrated circuit

US Patent 7117467 · Granted Oct 3, 2006

Estimated economic value: $1,694,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Aggregation of multiple memory modules for a system-on-chip2025
Programmable clock spreading2015
Power estimation using activity information2014
Flipchip bump patterns for efficient I-mesh power distribution schemes2013
Disabling unused IO resources in platform-based integrated circuits2012
Separate probe and bond regions of an integrated circuit2012
Method and apparatus of power ring positioning to minimize crosstalk2011
Power configuration method for structured ASICs2010
Method and apparatus of power ring positioning to minimize crosstalk2009
Pad current splitting2009
Structured integrated circuit device2008
Disabling unused IO resources in platform-based integrated circuits2008