Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Current scheduling system and method for optimizing multi-threshold CMOS designs

Current scheduling system and method for optimizing multi-threshold CMOS designs

US Patent 7117457 · Granted Oct 3, 2006

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and architecture for power gate switch placement2011
Method that allows flexible evaluation of power-gated circuits2010
Design method and architecture for power gate switch placement2009
Design method and architecture for power gate switch placement and interconnecti2009
Vectorless instantaneous current estimation2007
Vectorless instantaneous current estimation2004
Power estimation software system2000
Asynchronous to synchronous particularly CMOS synchronizers1995
Hidden refresh of a dynamic random access memory1993
Testable power-on-reset circuit1993