Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Construction of an optimized SEC-DED code and logic for soft errors in semiconductor memories

Construction of an optimized SEC-DED code and logic for soft errors in semiconductor memories

US Patent 7117420 · Granted Oct 3, 2006

Estimated economic value: $1,694,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for selective write assist using shared boost capacitor2018
High bandwidth memory and glitch-less differential XOR2017
Content addressable memory data clustering block architecture2014
Adjusting access times to memory cells based on characterized word-line delay an2014
Adjusting bit-line discharge time in memory arrays based on characterized word-l2014
Segmented memory having power-saving mode2014
Split decode latch with shared feedback2013
Memory device with area efficient power gating circuitry2013
Low power SRAM based content addressable memory2012
Architecturally independent noise sensitivity analysis of integrated circuits ha2012
D flip-flop having enhanced immunity to single-event upsets and method of operat2012
ROM-based multiple match circuit2009